

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: MEDIA ACCESS CONTROL ARCHITECTURE

**INVENTORS: EMILY H. QI; JR-SHIAN (JAMES) TSAI;
 HANI ELGEBALY**

Express Mail No. EV 337934653 US

Date: October 27, 2003

Prepared by: Trop, Pruner & Hu, P.C., John A. Odozynski
8554 Katy Freeway, Ste. 100, Houston, TX 77024
713/468-8880 [Office], 713/468-8883 [Fax]

MEDIUM ACCESS CONTROL ARCHITECTURE

Background

The extensive deployment and accelerated growth in the market for numerous wireless communications products and services have stimulated commensurate interest and activity in research and development directed to wireless communication technology. Rapid advances in the various wireless techniques have been reflected in modifications of, or extensions to, applicable protocol standards. For example, the IEEE 802.11 standard, applicable to WLAN (wireless local area network) technology, has undergone a number of modifications and extensions since the initial adoption of IEEE 802.11 in 1997. Corresponding standards and protocols applicable to other wireless technologies have been subject to similar evolutionary effects in product requirements.

As might be expected, vendors of wireless products are eager to incorporate into their products not only those features that are necessary to comply with evolving standards (i.e., table stakes) but also proprietary features by which those vendors might capture a competitive advantage. Heretofore, responses to evolving standard and the implementation of proprietary features have been effected primarily through design changes to hardware and/or associated device drivers. Consequently,

realization of wireless protocol enhancements obliges vendors to pursue time-consuming and costly design changes in hardware devices and device drivers. As a result, the product-development cycle, which heretofore has been
5 necessarily dependent on the release of hardware design changes, becomes protracted.

Accordingly, what is desired is the capacity to respond to standard and protocol changes in a manner that tends to minimize the product-development cycle and to
10 promote greater flexibility and agility in a wireless product feature set.

Brief Description of the Drawings

The subject MAC (media access control) architecture may be better understood by, and its many features,
15 advantages and capabilities made apparent to, those skilled in the art with reference to the Drawings that are briefly described immediately below and attached hereto, in the several Figures of which identical reference numerals (if any) refer to identical or similar elements, and wherein:

20 FIG. 1 is a block diagram of a MAC driver architecture in accordance with an embodiment of the invention.

FIG. 2 is a graphical representation of aspects of the 802.11 standard that are applicable to stations in a WLAN.

FIG. 3 is a system block diagram of a wireless
25 computer system in accordance with an embodiment of the invention.

Skilled artisans appreciate that elements in Drawings are illustrated for simplicity and clarity and have not (unless so stated in the Description) necessarily been drawn to scale. For example, the dimensions of some elements in the Drawings may be exaggerated relative to other elements to promote and improve understanding of embodiments of the invention.

Detailed Description

Referring now to FIG. 1, depicted therein is a block diagram of a MAC (Medium Access Control) architecture 10 in accordance with one embodiment of the invention. The MAC sublayer, implemented in one embodiment of the invention by MAC architecture 10, represents the lower of the two sublayers that constitute the data link layer that is defined in the OSI (Open Systems Interconnection) seven-layer reference model. The OSI reference model is applicable, inter alia, to wireless communications. LLC (Logical Link Control) forms the upper sublayer of the data link layer. The MAC layer is understood to be principally responsible for managing access to the PHY (physical) layer of the reference model.

In this regard, FIG. 2 is a graphical depiction of the logical architecture of the 802.11x standard that is applicable to each station in a WLAN. (For purposes of this Description, the term "802.11x" is to be understood as

a generic reference to any of the IEEE 802.11, 802.11a,..., 802.11i, etc. class of standards applicable to WLANs.) A "station" in a WLAN may be, for example, a notebook computer that is coupled to an access point. As seen in FIG. 2, the data link layer 21 comprises an upper LLC sublayer 211 and a lower sublayer, i.e., MAC layer 212. 802.11x accommodates multiple PHY layers: FHSS (frequency hopping spread spectrum) layer 221, DSSS (direct sequence spread spectrum) layer 222, and an infrared light layer 223. In general, the purpose of MAC layer 212 is to provide access control functions, such as addressing, access coordination, frame check sequence generation and checking, and LLC PDU (protocol data unit) delimiting, for shared-medium PHYs in support of the LLC layer. To this end, the MAC layer performs the addressing and recognition of frames in support of the LLC. The 802.11 standard uses CSMA/CA (carrier sense multiple access with collision avoidance). It is not possible to both transmit and receive on the same channel using radio transceivers.

Returning now to FIG. 1, as depicted herein, MAC architecture 10, in one embodiment of the invention, may comprise a plurality of filter chains, exemplified by filter chain 110 and filter chain 120. Although two filter chains are illustrated in FIG. 2, the invention contemplates any number of filter chains, according to system requirements and the judicious exercise of

discretion by the designer. Each filter chain, in turn, may comprise a number of filter drivers. For example, in one embodiment of the invention, filter chain 110 comprises a plurality of filter drivers 110a, ..., 110n. Similarly, 5 filter chain 120 may comprise a plurality of filter drivers 120a, ..., 120n. (Be aware that invention is not defined by the number of filter drivers that constitute a respective filter chain. Nor does the number of filter drivers in a particular filter chain need to be equal, or bear any other 10 relationship, to the number of filter drivers in any other filter chain.) In general, for purposes of this Detailed Description, the filter drivers may be understood to be software filters (i.e., programs) that are constructed from programming code. Each filter driver, or features within a 15 driver, accepts an input that has predefined characteristics, transforms the input in a predetermined manner, then writes an output to the succeeding stage, which stage may itself be a filter driver. Also for purposes of this Detailed Description, a filter chain may 20 be considered to comprise an aggregation or combination of individual filters that are intended to be sequentially executed. In general, completion of the execution of one filter in the chain is followed by the execution of another, until the execution of the last filter to be 25 executed.

In accordance with one embodiment of the invention, each filter chain is constructed from number of filter drivers that are effective to perform MAC processing that is applicable to a particular wireless medium. For
5 example, in the embodiment of FIG. 1, filter chain 110 is illustrated to be constructed of filter drivers that are appropriate to the processing of a WLAN medium, in compliance, for example, with the above-referenced IEEE 802.11 standard. Similarly, filter chain 120 is
10 illustrated in FIG. 1 to be constructed of a number of filter drivers 120a, ..., 120n that are appropriate to processing a wireless PAN (personal area network) medium in compliance with the proposed IEEE 802.15 standard, for example. Similarly, other PAN media, such as BLUETOOTH™
15 and HomeRF™, for example, may be accommodated by filter chain 120, or for some other filter chain in MAC framework 10. (For present purposes, the term "medium" (or "media") is to be understood as referring to, or including, *inter alia*, a protocol, wherein a protocol, in turn, comprises a
20 set of rules applicable to the exchange of data (or other information) between two or more facilities or entities. In accordance with one embodiment of the invention, MAC architecture 10 contemplates coexistence in the same device of a number of disparate filter chains, wherein each filter
25 chain may be addressed to a particular class of wireless

communication technology, WLAN, WPAN, cellular systems (1G, 2G, 3G, etc.), and so forth.

With respect to the filter drivers in a respective filter chain (for example, filter drivers 110a, ..., 110n in filter chain 110), each filter driver may be viewed as a loadable building block. That is to say, with respect to filter chain 110, filter driver 110a, in one embodiment, may be a software filter that is designed to perform, for example, fragmentation/assembly processing in accordance with an IEEE 802.11 WLAN. Similarly, filter driver 110b, in one embodiment, may be a software filter that is designed to perform encryption/decryption processing for an IEEE 802.11 WLAN medium. That is, each filter driver in filter chain 110 is based on a MAC primitive that is applicable to the MAC processing in an IEEE 802.11 medium. Similarly, filter drivers 120a, ..., 120n in filter chain 120 implement corresponding MAC primitives that are applicable to an IEEE 802.15 PAN medium, for example.

For example, the 802.11 MAC sublayer may be decomposed into the following primitives: MLME (MAC subLayer Management Entity, MPDU (MAC Protocol Data Unit) Preparation, Power Management and Monitors. MLME, in turn, comprises Authentication, Association, and Management Control primitives. MPDU Preparation, in turn, comprises, 802.11 to 802.3 Conversion (and the reverse), Encryption/Decryption, and Fragmentation/Reassemble

primitives. Power Management and Monitor comprises Power-Saving Filter (for the access point), Power Monitoring, and Power Management (based on network usage)primitives.

Accordingly, filter chain 110, when configured for MAC
5 processing in an IEEE 802.11 medium, will comprise a number of filter drivers that implement some or all the above reference primitives.

A notable advantage derives from the arrangement of filter chains described herein. Because a substantial
10 quantum of MAC processing is allocated to and performed in the filter chains by building-block filter drivers, the device driver 140, illustrated in FIG. 1, may be largely restricted to interfacing with, and controlling the operation of, the associated hardware device 150. That is
15 to say, functionality that in preexisting MAC architectures had been resident in a miniport driver may be, in one embodiment of the invention, allocated to an appropriate filter driver in a filter chain.

A salient aspect of the MAC architecture 10, as
20 described immediately above, is a construction that is characterized by a number of dynamically configurable filter chains. The filter chains are themselves assembled from discrete building blocks (filter drivers) in manner that is effective to perform the MAC services that are
25 applicable to the wireless medium at hand, as that medium is defined by applicable standards and/or protocols. The

MAC architecture is, in large part, rendered dynamically configurable by virtue of a filter manager 130.

Specifically, in one embodiment of the invention, MAC architecture 10 may comprise a filter manager 130. The
5 functionality of the filter drivers may be effectuated through the operation of filter manager 130. In one embodiment, filter manager 130 may operate to query a filter chain for information regarding the data types at the filter chain input and output. Filter manager 130 may
10 also issue queries for information characterizing the properties of the filter chain, particularly, the hardware and software requirements of a filter chain, as established by the operating environment. Based on the information provided, filter manager 130 may assemble an appropriate
15 filter chain.

For example, in one embodiment of the invention, filter manager 130 queries an interface of each filter driver to obtain the respective properties of the filter driver. Filter manager 130 then creates and maintains a
20 sequence table in respect of each filter driver. The filter chain may then be constructed upon completion of matching analysis by filter manager 130. The matching analysis matches the characteristics of input data to the respective properties of the filter drivers. In one
25 embodiments of the invention, filter drivers may be stored

in the device operating system, and filter chains may constructed during creation of the device driver stack.

As indicated above, each filter chain is assembled in a manner that is appropriate to the processing of a particular wireless medium. Therefore, the filter chains that populate a MAC architecture 10 will be distinguishable in accordance with a respective target medium. However, in some embodiments, commonality may obtain with respect to discrete filter drivers. That is, identical, or at least substantially similar, filter drivers may be deployed in disparate filter chains. (Be aware that the filter drivers per se, including the techniques by which they are created, do not constitute an aspect, or limitation, of the subject invention.

Furthermore, filter manager 130 controls the operation of the filter chains so that the filter chains may be caused to operate in one of a number of modes: Stop, Pause, and Run, for example, as defined immediately below.

Stop Mode: Stop is an idle mode. That is, there is no send and receive processing the Stop mode. A filter chain may transition from stop mode to Pause when an Initializing function is called. The filter chain can enter the Stop mode from Pause mode when a De-Initializing function is called.

Pause Mode: In the Pause mode, filter chains may be available either to perform send/receive processing or to

compiles all send/receive operations that are required to terminate processing. The filter chain can enter the Pause mode either from Stop mode, when the Initializing function is called, or from Run mode, when a Pausing function is
5 called. The filter chain may transition from Pause mode to Run mode when a Restarting/Starting function is called or to Stop mode when the De-initializing function is called.

Run Mode: In the Run mode, filter chains can send and receive processing. A filter chain can enter Run mode from
10 Pause mode when the function is called. A filter chain can leave transition from Run mode to Pause mode when a Pausing function is called.

Understand that the functions (Initializing, De-Initializing, Starting/Restarting, and Pause) are not
15 aspects of the invention and are susceptible to definitions imposed by system or device designers.

In one embodiment of the invention, inclusion of filter manager 130 contributes to the operational agility that obtains as a result of MAC architecture 10. For
20 example, filter manager 130 operates to dynamically configure (and reconfigure) filter chains by removing filter drivers form, and inserting filter drivers into, respective filter chains. That is, as a hardware device is called upon to operate in the context of a specific
25 wireless medium, e.g., 802.11x, filter manager 130 will assemble an appropriate filter chain from the necessary

filter drivers. At a subsequent point in time, the wireless hardware device may be called on to process a different wireless medium, e.g., HomeRF™. Filter manager 130 will then operate to assemble the filter chain, from
5 appropriate filter drivers, that is required to process the then-prevailing wireless medium.

FIG. 4 is a block diagram of a representative data processing system, namely computer system 300 with which
10 embodiments of the invention may be used. For example, computer system 300 may constitute a notebook computer that may communicate with other such computers in a peer-to-peer mode. Alternatively, notebook computers may communicate through an access point. In one embodiment, computer system 300 includes a processor 310, which may include a
15 general-purpose or special-purpose processor such as a microprocessor, microcontroller, application specific integrated circuit (ASIC), a programmable gate array (PGA), and the like.

The processor 310 may be coupled over a host bus 315
20 to a memory hub (i.e., a memory controller) 330 in one embodiment, which may be coupled to a system memory 320 via a memory bus 325. The memory hub 330 may also be coupled over an Advanced Graphics Port (AGP) bus 333 to a video controller 335, which may be coupled to a display 337. The
25 AGP bus 333 may conform to the Accelerated Graphics Port

Interface Specification, Revision 2.0, published May 4, 1998, by Intel Corporation, Santa Clara, California.

Memory hub 330 may control the transfer of information within system 300, e.g., between processor 310, memory hub 330, and memory 320. That is, memory hub 330 may generate control signals, address signals, and data signals that may be associated with a particular write or read operation to memory 320.

In some embodiments, memory hub 330 may be integrated with processor 310 and/or with memory 320. In alternate embodiments, memory hub 330 may be a discrete component or dedicated chip. In other embodiments, portions of the functionality of memory hub 330 may be implemented in processor 310 or in memory 320 as, for example, a software application, module, or routine.

The memory hub 330 may also be coupled (via a hub link 338) to an input/output (I/O) hub 340 that is coupled to a input/output (I/O) expansion bus 342 and a Peripheral Component Interconnect (PCI) bus 344, as defined by the PCI Local Bus Specification, Production Version, Revision 2.1 dated in June 1995, or alternately a bus such as the PCI Express bus, or another third generation I/O interconnect bus. The I/O expansion bus 342 may be coupled to an I/O controller 346 that controls access to one or more I/O devices. As shown in FIG. 3, these devices may include in one embodiment storage devices, such as a floppy disk drive

350 and input devices, such as keyboard 352 and mouse 354. The I/O hub 340 may also be coupled to, for example, a hard disk drive 356 as shown in FIG. 3. It is to be understood that other storage media may also be included in the
5 system. In an alternate embodiment, the I/O controller 346 may be integrated into the I/O hub 340, as may other control functions.

The PCI bus 344 may be coupled to various components including, for example, a flash memory 360 which may
10 include the structure shown in the block diagram of FIG. 1. Further shown in FIG. 3 is a wireless interface 362 coupled to the PCI bus 344, which may be used in certain embodiments to communicate with remote devices. As shown in FIG. 3, wireless interface 362 may include a dipole or
15 other antenna 363 (along with other components not shown in FIG. 3). In various embodiments, wireless interface 362 may be coupled to system 300, which may be a notebook personal computer, via an external add-in card, or an embedded device. In other embodiments wireless interface
20 362 may be fully integrated into a chipset of system 300.

Although the description makes reference to specific components of the system 300, it is contemplated that numerous modifications and variations of the described and illustrated embodiments may be possible. Moreover, while
25 FIG. 3 shows a block diagram of a system such as a notebook personal computer, it is to be understood that embodiments

of the present invention may be implemented in another wireless device such as a cellular phone, personal digital assistant (PDA) or the like. In such embodiments, a flash memory in accordance with an embodiment may be coupled to
5 an internal bus which is in turn coupled to a microprocessor and a peripheral bus, which may in turn be coupled to a wireless interface and an associated antenna such as a dipole antenna, helical antenna, global system for mobile communication (GSM) antenna, and the like.

10 In addition, embodiments of the invention may be realized in software (or in the combination of software and hardware) that may be executed on a host system, such as, for example, a computer system, a wireless device, or the like. Accordingly, such embodiments may comprise an
15 article in the form of a machine-readable storage medium onto which there are written instructions, data, etc. that constitute a software program that defines at least an aspect of the operation of the system. The storage medium may include, but is not limited to, any type of disk,
20 including floppy disks, optical disks, compact disk read-only memories (CD-ROMs), compact disk rewritables (CD-RWs), and magneto-optical disks, and may include semiconductor devices such as read-only memories (ROMs), random access memories (RAMs), erasable programmable read-only memories
25 (EPROMs), electrically erasable programmable read-only memories (EEPROMs), flash memories, magnetic or optical

cards, or any type of media suitable for storing electronic instructions. Similarly, embodiments may be implemented as software modules executed by a programmable control device, such as a computer processor or a custom designed state
5 machine.

Accordingly, from the Description above, it should be abundantly clear there has been presented herein a substantial advance in the implementation of MAC layers for wireless communication applications. To wit: the invention
10 enables venders of wireless communications products to rapidly respond to evolving wireless protocol requirements, thereby substantially reducing the product-development cycle and associated time-to-market. Furthermore, the embodiments of the invention enable wireless communication
15 hardware devices to be dynamically adaptable to a wide range of wireless media.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and
20 variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.